



MPSoC Design Space Exploration Framework

Gerd Ascheid
RWTH Aachen University, Germany




- ➔ **Motivation:
MPSoC requirements in wireless and multimedia**
- **MPSoC design space exploration framework**
- **Summary**

Massive parallelism required
in the foreseeable future

	2003	2009	2013
Frequency (MHz)	300	600	1500
GOPS	0,3	14	2458
Operations per Cycle	1	23	1638

Source: International Technology Roadmap for Semiconductors (ITRS, TX 2003)







- **exponentially increasing performance**
 - feed demand for new features and value-added services
- **high flexibility**
 - complexity, multi-mode, multi-standard, time-to/in-market
- **power and energy efficiency**
 - for cost-sensitive and mobile consumer devices
- **heterogeneous processing requirements**




Heterogeneous Multi-Processor SoC (MPSoC) Platforms

- ➔ ▪ **Motivation:**
MPSoC requirements in wireless and multimedia
- **MPSoC design space exploration framework**
- **Summary**

System Specification



Focus: Wireless and Multimedia Processing





Application description

Temporal & spatial mapping

Implementation

HW platform description






Source: Dr. H. Dawid, Infineon



- **Design may start anywhere between**
 - a blank sheet of paper („from napkin to chip“)
 - a major redesign of an existing MPSoC platform
 - an improvement of an existing MPSoC platform
 - and the reuse of an existing MPSoC platform
- **To do and to evaluate a mapping in each design stage we need sufficiently precise characterization of processing and communication behavior to determine**
 - throughput
 - latency
 - critical paths
 - memory/buffering requirements



Performance data and/or estimates depend on characterization approach for processing and communication behaviour

- Coding style of software:
from generic C model to assembly code optimized for architecture
- Modeling style for processing elements
- Communication and memory architecture
⇒ due to interaction of communication of parallel executed tasks
actual performance can only be determined after mapping
(⇒ simulation!?)

Suggested approach: Iterative mapping at each design stage







1. „Napkin“

- Design evaluation (against criteria and constraints) based on
 - task graph, communication characteristic (deterministic)
 - initial „educated“ guesses for processing characteristics = timing, including timing uncertainty ranges, e.g. pdf
 - number of processing elements and interconnection
- Temporal and spatial mapping

2. Functional C-code

3. Hardware/software co-design

High

Low



Accuracy

Speed & Modeling Efficiency


High Low

```
time = N(100,10);
```


Statistical analysis




■ : algorithmic data ■ : implementation data ■ : known implementation reference



■ **Task Graph:**



■ **Spatial Mapping:**





■ **Temporal Mapping: (Schedules)**


SC(A)=(T1,T2,T7,T6)
 SC(B)=(T3,T8,T9,T4,T10)
 SC(C)=(T5)

■ **Need to find critical paths:**



CP1=(T1,T2,T5,T6,T4) CP4=SC(A)
 CP2=(T7,T8,T9,T10) CP5=SC(B)
 CP3=(T1,T2,T3,T8,T9,T10) CP6=SC(C)




analyze data and control flow dependencies



Probability density calculation for latency & throughput




Matlab based Prototype



Two extreme cases to illustrate occurrence of failure probability:


(1.) Uncertainty dominated

(Expected value $E(t_i)$ far from threshold, large standard deviation σ)



(2.) Expected Value dominated


(Expected value $E(t_i)$ near threshold, small standard deviation σ)



Two extreme cases to illustrate occurrence of failure probability:


(1.) Uncertainty dominated

(Expected value $E(t_i)$ far from threshold, large standard deviation σ)



(2.) Expected Value dominated

(Expected value $E(t_i)$ near threshold, small standard deviation σ)




1. „Napkin“

2. Functional C-code

- Performance evaluation (against criteria and constraints) based on
 - Functional C-code based execution timing estimates and/or experience based execution timing estimates
 - VPU model, generic OS
 - TLM-based communication architecture models (e.g. packet level)
- Temporal and spatial mapping

3. Hardware/software co-design



```
time = N(100,10);
```

```
...
// functionality
cycle_count += 100;
consume(cycle_count);
...
```

Statistical analysis

- + High simulation speed
- Low accuracy
- No functional verification

framework (VPU)

- + High simulation speed
- + Functional verification

1. „Napkin“

2. Functional C-code

3. Hardware/software co-design

- from 3-address code (μ -profiler based) to optimized assembler code with communication made explicit
- from VPU to instruction set simulator (ISS) to cycle accurate model of actual processor
- from generic OS to specific OS
- from packet-level to cycle accurate TLM communication architecture model

Accuracy ↓
Speed & Modeling Efficiency ↑

High
Low

```
time = N(100,10);
```

```
...  
a = 1;  
...  
cycle_count += 100;  
consume(cycle_count);  
...
```

Fine-grained
instrumentation framework
based on Micro-Profiler

Statistical analysis



MP-SoC exploration
framework (VPU)

- + High simulation speed
- + High accuracy for RISC
- + Automatic annotation
- Low accuracy for DSP



- Why is it important to support seamless use of different timing estimation methods?
- Because
 - of the imprecision of C-code based performance estimates
 - a designer's guess may be more precise than a functional C-code based estimate
 - there is efficient assembler code for key processing algorithms with known execution timing behavior

Algorithms:



- | | | | |
|---------------------|--------------------------|-------------------------|-----------------------------|
| 1. Vector Addition | 4. Vector Max Index | 7. Matrix Transpose | 10. Complex FIR filter |
| 2. Vector Product | 5. Vector Sum Square | 8. Autocorrelation | 11. Adaptive LMS FIR filter |
| 3. Vector Max Value | 6. Matrix Multiplication | 9. FIR filter (generic) | 12. FFT (Radix-2) |



Factor: 1 to ~3



Factor: 1.0 to 8.8




Factor: 1.1 to 15.0

Algorithms:

- | | | | |
|---------------------|--------------------------|-------------------------|-----------------------------|
| 1. Vector Addition | 4. Vector Max Index | 7. Matrix Transpose | 10. Complex FIR filter |
| 2. Vector Product | 5. Vector Sum Square | 8. Autocorrelation | 11. Adaptive LMS FIR filter |
| 3. Vector Max Value | 6. Matrix Multiplication | 9. FIR filter (generic) | 12. FFT (Radix-2) |

Relative Difference of Estimated Execution Times




Algorithm annotation by designer: in C-code for Arm, in ASM for DSP

Algorithms:

- | | | | |
|---------------------|--------------------------|-------------------------|-----------------------------|
| 1. Vector Addition | 4. Vector Max Index | 7. Matrix Transpose | 10. Complex FIR filter |
| 2. Vector Product | 5. Vector Sum Square | 8. Autocorrelation | 11. Adaptive LMS FIR filter |
| 3. Vector Max Value | 6. Matrix Multiplication | 9. FIR filter (generic) | 12. FFT (Radix-2) |

1. „Napkin“
2. Functional C-code
3. Hardware/software co-design
4. Final design
 - Optimized C and assembler code
 - Cycle Accurate model of actual processor
 - Specific OS
 - Cycle accurate TLM communication architecture model



1. „Napkin“
2. C-based simulation
3. Hardware/software co-design

4. Final design verified:

Pass design to layout team and have a drink or two ...



- **Motivation:**
MPSoC requirements in wireless and multimedia
- ➔ ▪ **MPSoC design space exploration framework**
- **Summary**

- **Summary**
 - Analytically guided design space exploration and optimized design refinement
 - Seamless design flow from high level analysis to final implementation
 - Seamless mixing of different processing and communication characterization methods
- **Future work**
 - Define
 - performance requirement specification method for functional models and
 - feature description for processing elements and communication architecturesto support tool based mapping
 - Mapping tool

Thank you for your attention !

Any questions?